Silicon on insulator (SOI) substrates offer a promising platform for monolithic high energy physics detectors with integrated read-out electronics and pixel diodes. This paper describes the fabrication and characterisation of specially-configured SOI substrates using improved bonded wafer ion split and grind/ polish technologies. The crucial interface between the high resistivity handle silicon and the SOI buried oxide has been characterised using both pixel diodes and circular geometry MOS transistors. Pixel diode breakdown voltages were typically greater than 100 V and average leakage current densities at 70 V were only 55 nA/cm 2 . MOS transistors subjected to 24 GeV proton irradiation showed an increased SOI buried oxide trapped charge of only 3.45 Â 10 11 cm À2 for a dose of 2.7 Mrad.
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Introduction
Events at the large hadron collider (LHC) at CERN result in huge numbers of ionising particles passing through the detectors. Interaction rates at the LHC imply unprecedented levels of radiation for both the detectors and front-end electronics, which must therefore be tolerant to such an environment. Vertex detectors use a missed distance technique to identify short-lived particles. This requires that decay product tracks are not deflected in the detector by scattering and thus it is necessary to minimise the amount of material in the tracker.
The highest dose detectors at the LHC (ATLAS, CMS pixels and LHCb vertex locator) all employ hybridised pixel detectors which are bump bonded to 300 lm thick electronics read-out chips. However, this technique is labour-intensive and can suffer from yield and reliability problems. Most importantly, the resulting radiation length per detector layer is usually much more than the sensing region, giving rise to undesirable multiple scattering effects.
High energy particle physics therefore has a clear requirement for ultra high precision, low mass, and radiation tolerant pixel detectors at low radii close to the beam interactions. A monolithic active pixel detector based on silicon on insulator (SOI) material, which vertically integrates the read-out electronics and the sensor devices in one substrate, not only eliminates the hybridisation process, but also provides thinner devices suitable for inner layers of vertex detectors. in a low resistivity 'device' layer, both interconnected by vias through the insulating SOI buried oxide (BOX) [2] . Each ionising particle impinging on such a detector creates approximately 80 e-h pairs/lm of depleted Si. These carriers are then separated and swept to the p + pixels and n + substrate contact by the electric field. Fig. 1 shows a schematic cross-section of this detector. When charge sensing and amplification functions are implemented together in a SOI wafer they have a strong mutual influence which deteriorates the performance of such a monolithic detector. The effect of capacitive coupling between the read-out circuitry and the sensor is very significant in fully depleted CMOS circuits [3] . For partially depleted CMOS the effect might be partly reduced by use of individual body contacts. In the SUCIMA approach, the 1.2 lm thick device layer contained bulk-type CMOS read-out circuitry. However, the undesirable effect of p-wells touching the BOX and influencing the potential distribution under the BOX was still observed. This problem was eliminated here by increasing the device layer thickness to 4 lm (after device processing), thus ensuring that the CMOS wells do not reach the BOX interface.
Monolithic active pixel SOI detector
Acceptable detector sensitivity can only be achieved if dark current is low and the pixel diodes can withstand the voltages required to fully deplete the substrate. Therefore, it is crucial to ensure high electrical integrity at the interface between the SOI BOX layer and the high resistivity Si handle. However, the pixel junctions in early versions of these SOI detectors suffered from low breakdown voltage and high dark current (around 200 nA/ cm 2 ).
In this work, specially configured bonded silicon SOI substrates were used to successfully address earlier technological problems. The performance of the interface between the BOX layer and the substrate was assessed using pixel diodes and the effect of proton radiation on the BOX layer was studied using circular geometry MOS transistors.
SOI wafer fabrication
Bonded wafer SOI substrates were prepared by Queen's University Belfast (QUB) using both ion split [4] and grind/polish technology. To ensure a high quality interface between the SOI BOX layer and the substrate, in each case the BOX layer was grown on the 400 lm thick high resistivity (4 kX cm) n-type FZ h1 0 0i handle wafers at 1050°C using a wet oxidation ('hydrox') process. To ensure minimal degradation of the high resistivity properties of the handle wafers, controlled temperature ramps were employed during both oxidation and bond annealing.
For the ion split substrates, p-type device wafers with resistivity 10-20 X cm were implanted with H 2 (dose: 3 Â 10 16 cm À2 ) through a 100 nm thick sacrificial oxide layer. A 500 nm thick SOI BOX layer was grown on the handle wafers before bonding to the device wafers. The bonded wafer pairs were then ion split annealed at 500°C for 2 h in N 2 to give a 500 nm transferred SOI device layer, before undergoing a final 2 h bond strengthening N 2 anneal at 1050°C. The thicker SOI device layers were produced using wafer bonding and grind/polish technology. In this case the device wafers were n-type, with a resistivity of 1.5-3.0 X cm. A 1.05 lm thick BOX layer was grown on the handle wafers before bonding and annealing at 1050°C. The final 4.5 lm SOI device layer thickness was then achieved by precision grinding and polishing.
BOX-substrate interface
The crucially important BOX-substrate interface was examined using pixel diodes fabricated by ITE in 4.5 lm SOI wafers and MOS transistors fabricated by QUB in 500 nm ion split SOI substrates.
Pixel diodes
In this work, a polysilicon getter layer was deposited on the backside of the SOI wafers prior to the main technological sequence, to improve on the current-voltage characteristics of the detector p + -n À pixel diodes fabricated using earlier monolithic SOI detector technology [5] . This polysilicon layer was then heavily doped with phosphorus and was finally used as part of the backside ohmic contact.
To enhance gettering efficiency, the polysilicon layer was deposited in two separate process steps. Additionally, in comparison with earlier experiments, the parameters defining the depth of the back ohmic contact (annealing time and temperature) were optimised with the assumption that the annealing temperature ought not to be higher than at any other stage of the manufacturing process. Moreover, as before, the wafer backside was protected against touching steel parts of process tools (which might contaminate the substrate with iron) by a protective layer of silicon nitride. The backside silicon nitride layer and part of polysilicon layer were removed just before metal deposition at the end of the fabrication process. Both these protective procedures completely removed early voltage breakdown phenomena and considerably reduced dark currents.
Diode characteristics
The quality of the pixel diodes was assessed using test structures consisting of matrices of 36 junctions (6 Â 6) surrounded by double guard rings. Each test structure consisted of eight matrices which differed in the layout of the diode and its connection to the read-out electronics. Namely, the window in the device layer ranged from 38 to 45 lm, the window in the BOX from 18 to 24 lm and the path width from 9 to 15 lm. The pixel pitch was 150 lm for all the matrices.
Measurements of the test structures were performed on five wafers extracted from two batches. Despite the increase in the device layer thickness, continuous electrical paths over the pixel cavities were obtained for all the structure types and no short circuits between the device layer and the detector substrate were observed.
The p + -n À pixel diodes were reverse biased with respect to the common n + wafer back ohmic contact. The applied voltage fully depleted the 400 lm thick high resistivity handle wafer, with the exception of the ohmic contact (including the polysilicon getter layer) and the shallow p + areas. Therefore, the depletion layer width was 390 lm. Full substrate depletion was confirmed by C-V measurements. In comparison to previous diodes embedded in monolithic SOI detectors produced by the ITE, the reverse I-V characteristics are improved. Breakdown voltages higher than 100 V were obtained for 70% of test structures from the first batch and for 98% of test structures from the second batch. The leakage currents of reverse biased junctions were also significantly reduced. The lowest values of leakage current were measured for the matrix with the smallest pixel width. The normalised values of the leakage current measured at a reverse bias voltage of 70 V for various positions over one of the wafers are presented in Fig. 2 , while typical reverse I-V characteristics of pixel diodes are shown in Fig. 3. 
Circular geometry MOS transistors
Circular geometry MOS transistor test structures with selfaligned gate lengths of 30 and 100 lm were fabricated in the ion split SOI substrates (500 nm thick device layer). These transistors employed the handle layer p + pixel diode diffusions as source and drain electrodes, with the BOX layer as the gate dielectric and the doped SOI device layer as the gate electrode. Fig. 4 shows the plan view layout of the transistors and Fig. 5 shows a schematic cross-section of the completed device. First, solid source phosphorus diffusion (1000°C) was used to form a n + contact layer at the back of the n À substrate. Sacrificial LPCVD Si 3 N 4 was then employed as a mask when wet etching source and drain regions in the SOI device layer and the BOX layer. Solid source boron diffusion (1000°C) was used to form the p + source and drain regions in the n À substrate. At the same time, the SOI device layer was also boron doped for use as the gate electrode. A 200 nm thick low temperature CVD SiO 2 layer was then deposited and patterned to form contact windows, before sputtering and patterning a 3 lm thick Al/3% Si layer as the metallisation.
A 450°C H 2 /N 2 anneal completed device processing.
Transistor characteristics
The completed MOS transistors were DC tested in a dark, electrically screened enclosure. Typical transfer characteristics for a 100 lm gate length device are shown in Fig. 6 . The smaller, 30 lm gate length, devices had comparable characteristics.
The threshold voltage (V th ) of all the transistors was slightly positive, as shown, at a value of +0.2 V. However, a p-channel enhancement mode MOS transistor is expected to have a negative threshold voltage, in the range À1 to À2 V, dependant on the gate oxide fixed charge density (Q ss ). The presence of small doses of boron in the high resistivity silicon substrate, due to trace environmental or chemical contamination, would result in the threshold voltage becoming positive. However, SIMS analysis of this substrate has been carried out and there is no evidence of such boron contamination. Theory suggests that for this structure a threshold voltage of +0.2 V would be achieved for an extremely low oxide fixed charge density of 1 Â 10 10 cm
À2
. It has previously been observed by some of the authors, and others, that wafer bonding can lead to the creation of negative fixed oxide charge initially located at the bond interface [6] . Subsequent anneals can reduce the magnitude of this negative charge, and similar changes in charge magnitude are also observed at the handle wafer interface. This mechanism would explain the reduction in fixed charge to the ultra-low value extracted from the measurement data presented here.
Irradiation experiment
The devices were then irradiated with 24 GeV protons at CERN, according to the following dose schedule: The conversion to rad is performed by assuming that the fluence (cm À2 ) to deposit 1 Gy (100 rad) is approximately 3.5 Â 10 9 cm À2 minimum-ionising singly charged particles in carbon and silicon [7] .
After irradiation the devices were transported back to QUB in a cool, temperature controlled container, thus ensuring a controlled annealing history. Fig. 7 shows the effect of radiation on the transfer characteristics of typical 100 lm gate length transistors. Similar results were obtained on 30 lm gate length devices.
It is clear from Fig. 7 that increasing radiation dose has caused an increasing negative shift in transistor threshold voltage. The approximately exponential relationship observed between radiation dose and V th shift is shown in Fig. 8 .
The increasing negative shift in threshold voltage with increasing dose is known to be a direct consequence of the radiation induced buildup of ionised positive charge in the gate oxide (BOX) layer near the SiO 2 /Si interface [8] . For the 100 lm gate length transistors studied in this work, the maximum proton dose of 2.7 Mrad has caused a threshold voltage shift of approximately 8 V. This indicates that the trapped charge in the 500 nm thick gate oxide has changed by only 3.45 Â 10 11 cm
À2
. Fig. 7 also shows a steady decrease in the slope of the I ds vs. V gs transfer characteristics with increasing radiation dose. This is analogous to distortion observed in C-V characteristics and in this case it may be attributed to an increase in trap density (D it ) at the SiO 2 / Si interface between the BOX layer and the substrate. Since MOS-FET transconductance (g m ) is defined by DI ds /DV gs , this represents a 50% reduction in 100 lm gate length transistor g m at the highest proton radiation dose of 2.7 Mrad.
The MOS transistor drain-substrate p + -n diode reverse bias leakage current also increased with increasing radiation dose. At the maximum dose of 2.7 Mrad the leakage current increased by approximately two orders of magnitude. This may also be attributed to a combination of a buildup of positive charge in the BOX layer and an increase in D it at the interface between the BOX layer and the substrate. At the higher doses the radiation induced positive charge is in fact sufficient to invert the surface of the p + diode region [8] . Additional leakage current then results from low voltage breakdown of this field-induced n + -p + junction.
Conclusions
The fabrication of bonded wafer SOI substrates for monolithic high energy physics detectors has been described. Acceptable detector sensitivity relies on ensuring a high quality interface between the BOX and substrate. The effectiveness of recent SOI technology developments has been characterised using both pixel diodes and circular geometry MOS transistors. Pixel diode breakdown voltages were typically greater than 100 V and average leakage current densities at 70 V were only 55 nA/cm SOI technology for manufacturing ionising particle detectors for high radiation environments.
